Silicon Labs /Series0 /EFM32LG /EFM32LG280F128 /CMU /HFCORECLKDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HFCORECLKDIV

31282724232019161512118743000000000000000000000000000000000000000000 (HFCLK)HFCORECLKDIV0 (HFCORECLKLEDIV)HFCORECLKLEDIV

HFCORECLKDIV=HFCLK

Description

High Frequency Core Clock Division Register

Fields

HFCORECLKDIV

HFCORECLK Divider

0 (HFCLK): HFCORECLK = HFCLK.

1 (HFCLK2): HFCORECLK = HFCLK/2.

2 (HFCLK4): HFCORECLK = HFCLK/4.

3 (HFCLK8): HFCORECLK = HFCLK/8.

4 (HFCLK16): HFCORECLK = HFCLK/16.

5 (HFCLK32): HFCORECLK = HFCLK/32.

6 (HFCLK64): HFCORECLK = HFCLK/64.

7 (HFCLK128): HFCORECLK = HFCLK/128.

8 (HFCLK256): HFCORECLK = HFCLK/256.

9 (HFCLK512): HFCORECLK = HFCLK/512.

HFCORECLKLEDIV

Additional Division Factor For HFCORECLKLE

Links

() ()